

**FH1610PS****N-Channel Enhancement Mode MOSFET****◆ Features**


- SGT Trench Technology
- Low $R_{DS(on)}$ & FOM
- Extremely low switching loss
- Excellent stability and uniformity
- 100% UIS tested , 100% ΔV_{DS} Tested
- RoHS and Halogen-Free Compliant

◆ Product Summary


Parameter	Typ.	Unit
V_{DS}	100	V
I_D (@ $V_{GS} = 10V$)	85	A
$R_{DS(on)}$ (@ $V_{GS} = 10V$) (Typ)	6.8	m Ω
$R_{DS(on)}$ (@ $V_{GS} = 4.5V$) (Typ)	8.5	m Ω

◆ Application


- High Frequency Switching
- Synchronous Rectification



Schematic diagram

TO-220

Marking and pin assignment



TO-220 top view

Absolute Maximum Ratings $T_C=25^\circ\text{C}$ unless otherwise specified

Symbol	Parameter	Max.	Units
V_{DSS}	Drain-Source Voltage	100	V
V_{GSS}	Gate-Source Voltage	± 20	V
I_D	Continuous Drain Current ^{note5}	$T_C = 25^\circ\text{C}$ 85	A
I_D	Continuous Drain Current ^{note5}	$T_C = 100^\circ\text{C}$ 54	A
I_{DM}	Pulsed Drain Current ^{note3}	340	A
P_D	Power Dissipation ^{note2}	$T_C = 25^\circ\text{C}$ 91	W
I_{AS}	Avalanche Current ^{note3,6}	21	A
E_{AS}	Single Pulse Avalanche Energy ^{note3,6}	108	mJ
$R_{\theta JC}$	Thermal Resistance, Junction to Case	1.35	$^\circ\text{C}/\text{W}$
$R_{\theta JA}$	Thermal Resistance, Junction to Ambient ^{note1,4}	58	$^\circ\text{C}/\text{W}$
T_J, T_{STG}	Operating and Storage Temperature Range	-55 to +150	$^\circ\text{C}$

Electrical Characteristics $T_C=25^\circ\text{C}$ unless otherwise specified

Symbol	Parameter	Test Condition	Min.	Typ.	Max.	Units
Off Characteristic						
BV_{DSS}	Drain-Source Breakdown Voltage	$V_{GS} = 0V, I_D = 250\mu A$	100	-	-	V
I_{DSS}	Drain-Source Leakage Current	$V_{DS} = 80V, V_{GS} = 0V$	-	-	1	μA
I_{GSS}	Gate to Body Leakage Current	$V_{DS} = 0V, V_{GS} = \pm 20V$	-	-	± 100	nA
On Characteristics						
$V_{GS(th)}$	Gate Threshold Voltage	$V_{DS} = V_{GS}, I_D = 250\mu A$	1.2	1.8	2.5	V
$R_{DS(on)}$	Static Drain-Source On-Resistance	$V_{GS} = 10V, I_D = 20A$	-	6.8	8.0	m Ω
		$V_{GS} = 4.5V, I_D = 15A$	-	8.5	10	m Ω
R_g	Gate Resistance	$V_{DS} = V_{GS} = 0V, f = 1.0MHz$	-	1.89	-	Ω
Dynamic Characteristics						
C_{iss}	Input Capacitance	$V_{DS} = 50V, V_{GS} = 0V,$ $f = 1.0MHz$	-	2362	-	pF
C_{oss}	Output Capacitance		-	743	-	pF
C_{riss}	Reverse Transfer Capacitance		-	78	-	pF
Switching Characteristics						
Q_g	Total Gate Charge	$V_{DS} = 50V, I_D = 20A,$ $V_{GS} = 10V$	-	42.2	-	nC
Q_{gs}	Gate-Source Charge		-	13	-	
Q_{gd}	Gate-Drain("Miller") Charge		-	10	-	
$t_{d(on)}$	Turn-On Delay Time	$V_{DS} = 50V, I_D = 20A,$ $R_G = 3\Omega, V_{GS} = 10V$	-	16	-	ns
t_r	Turn-On Rise Time		-	6	-	
$t_{d(off)}$	Turn-Off Delay Time		-	45	-	
t_f	Turn-Off Fall Time		-	22	-	
Diode Characteristics						
I_S	Continuous Source Current		-	-	79	A
V_{SD}	Diode Forward Voltage	$I_S = 20A, V_{GS} = 0V$	-	0.85	1.2	V
t_{rr}	Reverse Recovery Time	$I_{SD} = 20A,$ $dI_{SD}/dt = 100A/\mu s$	-	211	-	ns
Q_{rr}	Reverse Recovery Charge		-	84	-	nC

Notes:

1. The value of $R_{\theta JC}$ is measured in a still air environment with $T_A = 25^\circ\text{C}$ and the maximum allowed junction temperature of 150°C . The value in any given application depends on the user's specific board design.
2. The power dissipation P_D is based on $T_{J(MAX)} = 150^\circ\text{C}$, using junction-to-case thermal resistance, and is more useful in setting the upper dissipation limit for cases where additional heatsinking is used.
3. Single pulse width limited by junction temperature $T_{J(MAX)} = 150^\circ\text{C}$.
4. The $R_{\theta JA}$ is the sum of the thermal impedance from junction to case $R_{\theta JC}$ and case to ambient.
5. The maximum current rating is package limited.
6. The EAS data shows Max. rating. The test condition is $V_{DS} = 50V, V_{GS} = 10V, L = 0.5mH$

Typical Performance Characteristics




Figure 1. Output Characteristics




Figure 2. Transfer Characteristics




Figure 3. Drain-to-Source On Resistance vs Drain Current




Figure 4. Body Diode Forward Voltage vs Source Current and Temperature




Figure 5. Capacitance Characteristics




Figure 6. Gate Charge Characteristics




Figure 7. Normalized Breakdown Voltage vs Junction Temperature




Figure 8. Normalized On Resistance vs Junction Temperature




Figure 9. Maximum Continuous Drain Current vs Case Temperature




Figure 10. Maximum Power Dissipation vs Case Temperature




Figure 11. Drain-to-Source On Resistance vs Gate Voltage and Drain Current




Figure 12. Maximum Safe Operating Area





Figure 13. Maximum Effective Transient Thermal Impedance, Junction-to-Case

Package Information : TO-220



COMMON DIMENSIONS

SYMBOL	mm		
	MIN	NOM	MAX
A	4.37	4.57	4.77
A1	1.15	1.30	1.45
A2	2.20	2.40	2.60
b	0.70	0.80	0.95
b2	1.17	1.27	1.47
c	0.40	0.50	0.65
D	15.10	15.60	16.10
D1	8.80	9.10	9.40
D2	5.50	-	-
E	9.70	10.00	10.30
E3	7.00	-	-
e	2.54 BSC		
e1	5.08 BSC		
H1	6.25	6.50	6.85
L	12.75	13.50	13.80
L1	-	3.10	3.40
φP	3.40	3.60	3.80
Q	2.60	2.80	3.00